Processing Instruction

Results: 1077



#Item
201Central processing unit / Parallel computing / Classes of computers / Vector processor / Instruction set / DEC Alpha / Alpha 21264 / Vectorization / Out-of-order execution / Computer architecture / Computing / Computer hardware

Overcoming the Limitations of Conventional Vector Processors Christos Kozyrakis Electrical Engineering Department Stanford University Abstract

Add to Reading List

Source URL: iram.cs.berkeley.edu

Language: English - Date: 2003-03-27 17:31:06
202Computing / Microcontrollers / Virtual memory / Instruction set architectures / Central processing unit / Memory management unit / CPU cache / Dynamic random-access memory / SuperH / Computer hardware / Computer architecture / Computer memory

Hitachi SuperH RISC engine SH7750 Series SH7750, SH7750S Hardware Manual

Add to Reading List

Source URL: www.boob.co.uk

Language: English - Date: 2001-05-18 07:14:44
203Instruction set architectures / Processor register / Instruction set / X86 / Pointer / Stack / Stack machine / Computer architecture / Computing / Central processing unit

1 Introduction This is a specification of a simple scheduler and assembler. The system contains a set of registers and a block of memory. Processes can be created, with each

Add to Reading List

Source URL: czt.sourceforge.net

Language: English - Date: 2015-04-07 21:25:18
204Mathematics / Abstract algebra / Linear algebra / Central processing unit / Computer architecture / Vector processor / Superscalar / Cray-1 / Very long instruction word / Algebra / Parallel computing / Computing

Lecture 7: Vector Processing Professor David A. Patterson Computer Science 252 Spring 1998

Add to Reading List

Source URL: www.cs.berkeley.edu

Language: English - Date: 1998-02-13 14:52:32
205Central processing unit / Addressing mode / Machine code / Instruction set / Branch predication / Computer architecture / Instruction set architectures / Assembly languages

Microsoft Word - IHD_OS_Vol 4_Part 2_July_28_10.doc

Add to Reading List

Source URL: files.renderingpipeline.com

Language: English - Date: 2013-09-24 10:33:32
206Central processing unit / Instruction set architectures / Virtual memory / Computer memory / Memory management unit / SuperH / CPU cache / Reduced instruction set computing / Addressing mode / Computer architecture / Computer hardware / Computing

SuperH™ (SH) 32-Bit RISC MCU/MPU Series SH7750 High-Performance RISC Engine Programming Manual

Add to Reading List

Source URL: www.boob.co.uk

Language: English - Date: 2001-02-14 21:50:32
207Central processing unit / Instruction set / Instruction set architectures / Instruction cycle / Optimum programming / Missile guidance / LGP-30 / D-37C / Computer architecture / Computing / Computer hardware

TIMING AND OPTlMIZATlON 8 Optimization is a programming technique which provides access to data and instructions with a minimum of nonproductive searching time. When a program is optimized for the LGP-21, the programmer

Add to Reading List

Source URL: www.ed-thelen.org

Language: English - Date: 2008-07-23 04:19:35
208Instruction set architectures / Control register / X86 architecture / Pointer / Processor register / ARM architecture / Computer architecture / Computing / Central processing unit

Intel® OpenSource HD Graphics Programmer’s Reference Manual (PRM) Volume 1 Part 5: Graphics Core™ – Video Codec Engine Command Streamer (Ivy Bridge) For the 2012 Intel® Core™ Processor Family

Add to Reading List

Source URL: files.renderingpipeline.com

Language: English - Date: 2013-09-24 10:26:51
209Instruction set architectures / Central processing unit / Assembly languages / Instruction set / Addressing mode / X86 / Opcode / Operand / MOV / Computer architecture / Computing / Machine code

Paradyn Parallel Performance Tools InstructionAPI Programmer’s Guide 8.2 Release Aug 2014

Add to Reading List

Source URL: www.paradyn.org

Language: English - Date: 2014-08-19 15:19:29
210Central processing unit / Models of computation / Computer architecture / Classes of computers / Programming language implementation / Dataflow / Reduced instruction set computing / Pointer / Instruction set / Computing / Computer engineering / Software engineering

Automated Reverse Engineering Halvar Flake – Black Hat Asia 2003 Outline for the talk (I) Theoretical (Dry!) parts first, more “practical” in the second half •

Add to Reading List

Source URL: www.blackhat.com

Language: English - Date: 2014-12-16 19:06:21
UPDATE